Author:
Rajaram Anand,Pan David Z.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. DEVELOPMENT OF PARAMETERIZED MODEL OF LOGIC ELEMENTS AT CLOCK TREE SYNTHESIS;Proceedings;2024
2. Clock Optimization Techniques;2022 IEEE 5th International Conference on Electronics Technology (ICET);2022-05-13
3. Hybrid Multisource Clock Tree Synthesis;2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS);2021-11-28