Affiliation:
1. Technical University of Crete, Chania - Hellas (TUC)
Abstract
Data compression techniques can alleviate bandwidth problems in even multigigabit networks and are especially useful when combined with encryption. This article demonstrates a reconfigurable hardware compressor/decompressor core, the Titan-R, which can compress/decompress data streams at 8.5 Gb/sec, making it the fastest reconfigurable such device ever proposed; the presented full-duplex implementation allows for fully symmetric compression and decompression rates at 8.5 Gbps each. Its compression algorithm is a variation of the most widely used and efficient such scheme, the Lempel-Ziv (LZ) algorithm that uses part of the previous input stream as the dictionary. In order to support this high network throughput, the Titan-R utilizes a very fine-grained pipeline and takes advantage of the high bandwidth provided by the distributed on-chip RAMs of state-of-the-art FPGAs.
Publisher
Association for Computing Machinery (ACM)
Reference41 articles.
1. AHA. 1997. AHA3521 40 Mbytes/s ALDC data compression coprocessor IC. Pullman WA. AHA . 1997. AHA3521 40 Mbytes/s ALDC data compression coprocessor IC. Pullman WA.
2. Bell T. Clearly J. and Witten I. 1990. Text compression. Prentice - Hall: Englewood Cliffs NL. Bell T. Clearly J. and Witten I. 1990. Text compression. Prentice - Hall: Englewood Cliffs NL.
3. Data compression in a half-inch reel-to-reel tape drive;Bianchi M.;Hewlett Packard J.,1989
4. A VLSI architecture for arithmetic coding of multilevel images
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献