A scalable SIMD RISC-V based processor with customized vector extensions for CRYSTALS-kyber-Reference-Cited by-同舟云学术

A scalable SIMD RISC-V based processor with customized vector extensions for CRYSTALS-kyber

Published:2022-07-10 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 59th ACM/IEEE Design Automation Conference
language:
Short-container-title:

Author:

Li Huimin¹,Mentens Nele²,Picek Stjepan³

Affiliation:

1. Delft University of Technology, The Netherlands

2. Leiden University, The Netherlands and KU Leuven, Belgium

3. Radboud University and Delft University of Technology, The Netherlands

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3489517.3530552

Reference19 articles.

1. Erdem Alkim , Hülya Evkan , Norman Lahr , Ruben Niederhagen , and Richard Petri . 2020. ISA Extensions for Finite Field Arithmetic. IACR Transactions on Cryptographic Hardware and Embedded Systems ( 2020 ), 219--242. Erdem Alkim, Hülya Evkan, Norman Lahr, Ruben Niederhagen, and Richard Petri. 2020. ISA Extensions for Finite Field Arithmetic. IACR Transactions on Cryptographic Hardware and Embedded Systems (2020), 219--242.

2. Roberto Avanzi , Joppe Bos , Léo Ducas , Eike Kiltz , Tancrède Lepoint , Vadim Lyubashevsky , John M Schanck , Peter Schwabe , Gregor Seiler , and Damien Stehlé . 2017. CRYSTALS-Kyber algorithm specifications and supporting documentation. NIST PQC Round 2, 4 ( 2017 ). Roberto Avanzi, Joppe Bos, Léo Ducas, Eike Kiltz, Tancrède Lepoint, Vadim Lyubashevsky, John M Schanck, Peter Schwabe, Gregor Seiler, and Damien Stehlé. 2017. CRYSTALS-Kyber algorithm specifications and supporting documentation. NIST PQC Round 2, 4 (2017).

3. Towards Efficient Kyber on FPGAs: A Processor for Vector of Polynomials

4. Tim Fritzmann , Georg Sigl , and Johanna Sepúlveda . 2020 . Risq-v: Tightly coupled risc-v accelerators for post-quantum cryptography. IACR Transactions on Cryptographic Hardware and Embedded Systems (2020), 239--280. Tim Fritzmann, Georg Sigl, and Johanna Sepúlveda. 2020. Risq-v: Tightly coupled risc-v accelerators for post-quantum cryptography. IACR Transactions on Cryptographic Hardware and Embedded Systems (2020), 239--280.

5. Instruction Extension of an Open Source RV32IMC Core for NTRU Cryptosystem

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Seesaw: A 4096 Bits Vector Processor for Accelerating Kyber Based on Risc-V Isa Extensions;2024

2. Invited Paper: Instruction Set Extensions for Post-Quantum Cryptography;2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD);2023-10-28

3. Enhancing RISC-V Vector Extension for Efficient Application of Post-Quantum Cryptography;2023 IEEE 34th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2023-07

4. A Survey of Recent Developments in Testability, Safety and Security of RISC-V Processors;2023 IEEE European Test Symposium (ETS);2023-05-22

5. Maximizing the Potential of Custom RISC-V Vector Extensions for Speeding up SHA-3 Hash Functions;2023 Design, Automation & Test in Europe Conference & Exhibition (DATE);2023-04