1. Coarse-Grained Reconfigurable Array Architectures;Handbook of Signal Processing Systems;2018-10-14
2. Flattening-based mapping of imperfect loop nests for CGRAs;Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis;2014-10-12
3. Coarse-Grained Reconfigurable Array Architectures;Handbook of Signal Processing Systems;2013
4. Improving performance of nested loops on reconfigurable array processors;ACM Transactions on Architecture and Code Optimization;2012-01
5. Data locality and parallelism optimization using a constraint-based approach;Journal of Parallel and Distributed Computing;2011-02