skip to main content
10.1145/774789.774820acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article

HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform

Published: 06 May 2002 Publication History

Abstract

This paper studies the use of a reconfigurable architecture platform for embedded control applications aimed at improving real time performance. The hw/sw codesign methodology from POLIS is used. It starts from high-level specifications, optimizes an intermediate model of computation (Extended Finite State Machines) and derives both hardware and software, based on performance constraints. We study a particular architecture platform, which consists of a general purpose processor core, augmented with a reconfigurable function unit and data-path to improve run time performance. A new mapping flow and algorithms to partition hardware and software are proposed to generate implementations that best utilize this architecture. Encouraging preliminary results are shown for automotive electronic control examples.

References

[1]
P. M. Athanas and H. I. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, 26(3): 11--18, 1993.]]
[2]
F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Press, 1997.]]
[3]
M. Baleani, M. Conti, A. Ferrari, and A. Sangiovanni-Vincentelli. HW/SW co-design of a multiple injection driver automotive subsystem using a configurable system-on-chip. In Proc. of the Conf. on Design Automation & Test in Europe, Mar. 2002.]]
[4]
G. Berry. A dancing lego mindstorms acrobot programmed in esterel. Technical Report, 2000.]]
[5]
R. K. Brayton and et al. MVSIS. http://www-cad.eecs.berkeley.edu/mvsis.]]
[6]
T. Callahan, J. Hauser, and J. Wawrzynek. The GARP architecture and C compiler. IEEE Computers., 2000.]]
[7]
F. Campi, R. Canegallo, and R. Guerrieri. IP-reusable 32-bit VLIW RISC core. In European Solid-State Circuits Conference, Sept. 2001.]]
[8]
S. Edwards. Compiling esterel into sequential code. In Proc. of the Design Automation Conf., June 2000.]]
[9]
The ESTEREL language. {On-line} http://www.esterel.org.]]
[10]
M. Gao and R. K. Brayton. Semi-algebraic methods for multi-valued logic. In Proc. of the Intl. Workshop on Logic Synthesis, May. 2000.]]
[11]
M. Gao, J. Jiang, Y. Jiang, Y. Li, S. Singha, and R. K. Brayton. MVSIS. In Proc. of the Intl. Workshop on Logic Synthesis, May. 2001.]]
[12]
O. Hainque, L. Pautet, Y. L. Biannic, and E. Nassor. Cronos: a separate compilation toolset for modular esterel applications. Formal Methods, 1999.]]
[13]
R. Hartenstein. A decade of reconfigurable computing: A visionary perspective. In Proc. of the Conf. on Design Automation & Test in Europe, March 2000.]]
[14]
S. Hauck, T. Fry, M. Hosler, and J. Kao. The Chimaera reconfigurable functional unit. In the IEEE Symposium on FPGAs for Custom Computing Machines, Apr. 1997.]]
[15]
J. R. Hauser and J. Wawrzynek. GARP: A mips processor with a reconfigurable coprocessor. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machine, Apr. 1997.]]
[16]
Y. Jiang and R. K. Brayton. Don't cares and multi-valued logic network minimization. In Proc. of the Intl. Conf. on Computer-Aided Design, Nov. 2000.]]
[17]
Y. Jiang and R. K. Brayton. Logic optimization and code generation for embedded control applications. In Proc. of the Intl. Symposium on Hardware/Software Co-Design, Apr. 2001.]]
[18]
S. P. Khatri, R. K. Brayton, and A. Sangiovanni-Vincentelli. Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric. In Proc. of the Intl. Conf. on Computer-Aided Design, pages 412--18, Nov. 2000.]]
[19]
Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood. Hardware-software co-design of embedded reconfigurable architectures. In Proc. of the Design Automation Conf., June 2000.]]
[20]
Proceler. Soft instruction set architectures for embedded computing. IOn-line} http://www.proceler.com.]]
[21]
R. Razdan. PRISC: Programmable Reduced Instruction Set Computers. PhD thesis, Harvard University, May 1994.]]
[22]
R. Razdan, K. Brace, and M. D. Smith. PRISC software acceleration techniques. In Proceedings of the International Conference on Computer Design, pages 145--149, October 1994.]]
[23]
A. L. Rosa, L. Lavagno, and C. Passerone. A software development tool chain for a reconfigurable processor. In Proc. of the Intl. Conf. on Compilers, Architecture and Synthesis for Embedded Systems, Nov. 2001.]]
[24]
T. Sasao, M. Matsuura, and Y. Iguchi. A cascade realization of multiple-output function for reconfigurable hardware. In Proc. of the Intl. Workshop on Logic Synthesis, May. 2001.]]
[25]
P. Schaumont, I. Verbauwhede, K. Keutzer, and M. Sarrafzadeh. A quick safari in the reconfiguration jungle. In Proc. of the Design Automation Conf., June 2001.]]
[26]
S. Talla. Adaptive Explicitly Parallel Instruction Computing. PhD thesis, New York University, 2000.]]
[27]
X. Tang, M. Aalsma, and R. Jou. A compiler directed approach to hiding configuration latency in Chameleon processors. In Proceedings of the 10th International Conference on Field Programmable Logic and Applications (FPL), 2000.]]
[28]
D. Weil, V. Bertin, E. Closse, M. Poize, P. Venier, and J. Pulou. Efficient compilation of Esterel for real-time embedded systems. In Proc. of the Intl. Conf. on Compilers, Architecture and Synthesis for Embedded Systems, Nov. 2000.]]

Cited By

View all
  • (2019)RegionSeeker: Automatically Identifying and Selecting Accelerators From Application Source CodeIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.281868938:4(741-754)Online publication date: Apr-2019
  • (2013)Instruction-set extension under process variation and aging effectsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485336(182-187)Online publication date: 18-Mar-2013
  • (2013)Optimization and Mathematical Modeling in Computer ArchitectureSynthesis Lectures on Computer Architecture10.2200/S00531ED1V01Y201308CAC0268:4(1-144)Online publication date: 30-Sep-2013
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CODES '02: Proceedings of the tenth international symposium on Hardware/software codesign
May 2002
232 pages
ISBN:1581135424
DOI:10.1145/774789
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 May 2002

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. CSoC
  2. code generation
  3. hw/sw co-design

Qualifiers

  • Article

Conference

CODES02
Sponsor:

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)1
Reflects downloads up to 20 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2019)RegionSeeker: Automatically Identifying and Selecting Accelerators From Application Source CodeIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.281868938:4(741-754)Online publication date: Apr-2019
  • (2013)Instruction-set extension under process variation and aging effectsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485336(182-187)Online publication date: 18-Mar-2013
  • (2013)Optimization and Mathematical Modeling in Computer ArchitectureSynthesis Lectures on Computer Architecture10.2200/S00531ED1V01Y201308CAC0268:4(1-144)Online publication date: 30-Sep-2013
  • (2012)Refinement of UML/MARTE models for the design of networked embedded systemsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492973(1072-1077)Online publication date: 12-Mar-2012
  • (2012)Communication-aware HW/SW co-design for heterogeneous multicore platformsProceedings of the Ninth International Workshop on Dynamic Analysis10.1145/2338966.2336806(36-41)Online publication date: 15-Jul-2012
  • (2012)Verification of streaming hardware and software codesigns2012 International Conference on Field-Programmable Technology10.1109/FPT.2012.6412127(147-150)Online publication date: Dec-2012
  • (2012)Profile-guided application partitioning for heterogeneous reconfigurable platformsThe 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS 2012)10.1109/CADS.2012.6316416(37-43)Online publication date: May-2012
  • (2012)Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customizationThe Journal of Supercomputing10.1007/s11227-010-0505-060:2(196-222)Online publication date: 1-May-2012
  • (2012)The q2 profiling frameworkProceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications10.1007/978-3-642-28365-9_7(76-88)Online publication date: 19-Mar-2012
  • (2011)Leveraging reconfigurability in the hardware/software codesign processACM Transactions on Reconfigurable Technology and Systems10.1145/2000832.20008404:3(1-27)Online publication date: 22-Aug-2011
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media