Affiliation:
1. Rice University and Universidad Católica de Chile
2. Rice University
Abstract
Most general-purpose processors provide support for memory pages of large sizes, called superpages. Superpages enable each entry in the translation lookaside buffer (TLB) to map a large physical memory region into a virtual address space. This dramatically increases TLB coverage, reduces TLB misses, and promises performance improvements for many applications. However, supporting superpages poses several challenges to the operating system, in terms of superpage allocation and promotion tradeoffs, fragmentation control, etc. We analyze these issues, and propose the design of an effective superpage management system. We implement it in FreeBSD on the Alpha CPU, and evaluate it on real workloads and benchmarks. We obtain substantial performance benefits, often exceeding 30%; these benefits are sustained even under stressful workload scenarios.
Publisher
Association for Computing Machinery (ACM)
Cited by
42 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. MemSnap μCheckpoints: A Data Single Level Store for Fearless Persistence;Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3;2024-04-27
2. HugeGPT: Storing Guest Page Tables on Host Huge Pages to Accelerate Address Translation;2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT);2023-10-21
3. An Empirical Evaluation of PTE Coalescing;Proceedings of the International Symposium on Memory Systems;2023-10-02
4. The Impact of Page Size and Microarchitecture on Instruction Address Translation Overhead;ACM Transactions on Architecture and Code Optimization;2023-07-19
5. Towards High Performance and Efficient Memory Deduplication via Mixed Pages;IEEE Transactions on Computers;2023-04-01