Resilience analysis

Author:

Altmeyer Sebastian1,Maiza Claire1,Reineke Jan1

Affiliation:

1. Saarland University, Saarbrücken, Germany

Abstract

In preemptive real-time systems, scheduling analyses need - in addition to the worst-case execution time - the context-switch cost. In case of preemption, the preempted and the preempting task may interfere on the cache memory. This interference leads to additional cache misses in the preempted task. The delay due to these cache misses is referred to as the cache-related preemption delay~(CRPD), which constitutes the major part of the context-switch cost. In this paper, we present a new approach to compute tight bounds on the CRPD for LRU set-associative caches, based on analyses of both the preempted and the preempting task. Previous approaches analyzing both the preempted and the preempting task were either imprecise or unsound. As the basis of our approach we introduce the notion of resilience: The resilience of a memory block of the preempted task is the maximal number of memory accesses a preempting task could perform without causing an additional miss to this block. By computing lower bounds on the resilience of blocks and an upper bound on the number of accesses by a preempting task, one can guarantee that some blocks may not contribute to the CRPD. The CRPD analysis based on resilience considerably outperforms previous approaches.

Publisher

Association for Computing Machinery (ACM)

Subject

Computer Graphics and Computer-Aided Design,Software

Reference19 articles.

1. Mälardalen WCET benchmark suite. http://www.mrtc.mdh.se/projects/wcet/benchmarks.html. Mälardalen WCET benchmark suite. http://www.mrtc.mdh.se/projects/wcet/benchmarks.html.

2. Papabench: a free real-time benchmark. http://www.irit.fr/recherches/ARCHI/MARCH/rubrique.php3?id_rubrique=97. Papabench: a free real-time benchmark. http://www.irit.fr/recherches/ARCHI/MARCH/rubrique.php3?id_rubrique=97.

3. A single-chip, 1.6-billion, 16-b MAC/s multiprocessor DSP

4. A New Notion of Useful Cache Block to Improve the Bounds of Cache-Related Preemption Delay

5. An improved approach for set-associative instruction cache partial analysis

Cited by 15 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Profile-driven memory bandwidth management for accelerators and CPUs in QoS-enabled platforms;Real-Time Systems;2022-04-26

2. Improving CRPD analysis for EDF scheduling;Proceedings of the 37th ACM/SIGAPP Symposium on Applied Computing;2022-04-25

3. Cache-aware Schedulability Analysis of PREM Compliant Tasks;2022 Design, Automation & Test in Europe Conference & Exhibition (DATE);2022-03-14

4. Tightening the CRPD bound for multilevel non-inclusive caches;Journal of Systems Architecture;2022-01

5. An Investigation of Microarchitectural Cache-Based Side-Channel Attacks from a Digital Forensic Perspective: Methods of Exploits and Countermeasures;Advanced Sciences and Technologies for Security Applications;2021

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3