The McPAT Framework for Multicore and Manycore Architectures

Author:

Li Sheng1,Ahn Jung Ho2,Strong Richard D.3,Brockman Jay B.4,Tullsen Dean M.3,Jouppi Norman P.1

Affiliation:

1. HP Labs

2. Seoul National University

3. University of California, San Diego

4. University of Notre Dame

Abstract

This article introduces McPAT, an integrated power, area, and timing modeling framework that supports comprehensive design space exploration for multicore and manycore processor configurations ranging from 90nm to 22nm and beyond. At microarchitectural level, McPAT includes models for the fundamental components of a complete chip multiprocessor, including in-order and out-of-order processor cores, networks-on-chip, shared caches, and integrated system components such as memory controllers and Ethernet controllers. At circuit level, McPAT supports detailed modeling of critical-path timing, area, and power. At technology level, McPAT models timing, area, and power for the device types forecast in the ITRS roadmap. McPAT has a flexible XML interface to facilitate its use with many performance simulators. Combined with a performance simulator, McPAT enables architects to accurately quantify the cost of new ideas and assess trade-offs of different architectures using new metrics such as Energy-Delay-Area2 Product (EDA2P) and Energy-Delay-Area Product (EDAP). This article explores the interconnect options of future manycore processors by varying the degree of clustering over generations of process technologies. Clustering will bring interesting trade-offs between area and performance because the interconnects needed to group cores into clusters incur area overhead, but many applications can make good use of them due to synergies from cache sharing. Combining power, area, and timing results of McPAT with performance simulation of PARSEC benchmarks for manycore designs at the 22nm technology shows that 8-core clustering gives the best energy-delay product, whereas when die area is taken into account, 4-core clustering gives the best EDA2P and EDAP.

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Information Systems,Software

Reference83 articles.

1. A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications

2. AMD. 2002. HyperTransport technology: Simplifying system design. http://www.hypertransport.org/docs/wp/26635A_HT_System_Design.pdf. AMD. 2002. HyperTransport technology: Simplifying system design. http://www.hypertransport.org/docs/wp/26635A_HT_System_Design.pdf.

3. Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique

4. ARM. 2013. http://www.arm.com/products/processors/cortex-a/cortex-a9.php. ARM. 2013. http://www.arm.com/products/processors/cortex-a/cortex-a9.php.

5. Auth C. Buehler M. Cappellani A. Hing Choi C. Ding G. Han W. Joshi S. Mcintyre B. Prince M. Ranade P. Sandford J. and Thomas C. 2008. 45nm high-k+metal gate strain-ehanced transistors. Intel Technol. J. 12. Auth C. Buehler M. Cappellani A. Hing Choi C. Ding G. Han W. Joshi S. Mcintyre B. Prince M. Ranade P. Sandford J. and Thomas C. 2008. 45nm high-k+metal gate strain-ehanced transistors. Intel Technol. J. 12 .

Cited by 126 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture;ACM Transactions on Architecture and Code Optimization;2024-09-14

2. Deep Reinforcement Learning-Based Power Management for Chiplet-Based Multicore Systems;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-09

3. Exploration and optimization of novel replacement and prefetching strategies for inefficiencies of advanced MRAM-based hybrid cache systems;Semiconductor Science and Technology;2024-08-01

4. AIO: An Abstraction for Performance Analysis Across Diverse Accelerator Architectures;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29

5. Model-based, fully simulated, system-level power consumption estimation of IoT devices;Microprocessors and Microsystems;2024-03

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3