Abstract
All Internet routers contain buffers to hold packets during times of congestion. Today, the size of the buffers is determined by the dynamics of TCP's congestion control algorithm. In particular, the goal is to make sure that when a link is congested, it is busy 100% of the time; which is equivalent to making sure its buffer never goes empty. A widely used rule-of-thumb states that each link needs a buffer of size
B
= overline
RTT
x
C
, where overline
RTT
is the average round-trip time of a flow passing across the link, and
C
is the data rate of the link. For example, a 10Gb/s router linecard needs approximately 250ms x 10Gb/s = 2.5Gbits of buffers; and the amount of buffering grows linearly with the line-rate. Such large buffers are challenging for router manufacturers, who must use large, slow, off-chip DRAMs. And queueing delays can be long, have high variance, and may destabilize the congestion control algorithms. In this paper we argue that the rule-of-thumb (
B
= (overline
RTT
x
C
) is now outdated and incorrect for backbone routers. This is because of the large number of flows (TCP connections) multiplexed together on a single backbone link. Using theory, simulation and experiments on a network of real routers, we show that a link with
n
flows requires no more than
B
= (overline
RTT
x
C
) √
n
, for long-lived or short-lived TCP flows. The consequences on router design are enormous: A 2.5Gb/s link carrying 10,000 flows could reduce its buffers by 99% with negligible difference in throughput; and a 10Gb/s link carrying 50,000 flows requires only 10Mbits of buffering, which can easily be implemented using fast, on-chip SRAM.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Networks and Communications,Software
Cited by
253 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. SynCoDel: Network-Assisted Synchronization of Video and Haptic Streams for Teleoperations;2024 IEEE 49th Conference on Local Computer Networks (LCN);2024-10-08
2. D2T: Dynamic Dual Threshold Policy of Shared-Memory in Data Center Switches;2024 IEEE 44th International Conference on Distributed Computing Systems (ICDCS);2024-07-23
3. Adaptive Approximate Fair Queueing for Shared-Memory Programmable Switches;IEEE Transactions on Network Science and Engineering;2024-07
4. Waferscale Network Switches;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29
5. Improving TCP Fairness in Non-Programmable Networks Using P4-Programmable Data Planes;2024 IEEE International Black Sea Conference on Communications and Networking (BlackSeaCom);2024-06-24