1. et al. Anagnostopoulos. [n. d.]. Low-temperature data remanence attacks against intrinsic SRAM PUFs. In 2018 21st Euromicro Conference on Digital System Design.
2. et al. Bernard. [n. d.]. Design of Asynchronous Polymorphic Logic Gates for Hardware Security. In IEEE High Performance Extreme Computing Conference.
3. Protection Against Physical Attacks Through Self-Destructive Polymorphic Latch
4. et al. Claes. [n. d.]. Comparison of SRAM and FF PUF in 65nm technology. In Information Security Technology for Applications.
5. et al. Eiroa. [n. d.]. Reducing bit flipping problems in SRAM physical unclonable functions for chip identification. In 2012 19th IEEE International Conference on Electronics, Circuits, and Systems.