Affiliation:
1. Computer Science Division, University of California at Berkeley, 387 Soda Hall #1776, Berkeley, CA
2. Informix Software, Inc., 4100 Bohannon Drive, Menlo Park, CA
Abstract
Commercial applications are an important, yet often overlooked, workload with significantly different characteristics from technical workloads. The potential impact of these differences is that computers optimized for technical workloads may not provide good performance for commercial applications, and these applications may not fully exploit advances in processor design. To evaluate these issues, we use hardware counters to measure architectural features of a four-processor Pentium Pro-based server running a TPC-C-like workload on an Informix database. We examine the effectiveness of out-of-order execution, branch prediction, speculative execution, superscalar issue and retire, caching and multiprocessor scaling. We find that out-of-order execution, superscalar issue and retire, and branch prediction are not as effective for database workloads as they are for technical workloads, such as SPEC. We find that caches are effective at reducing processor traffic to memory; even larger caches would be helpful to satisfy more data requests. Multiprocessor scaling of this workload is good, but even modest bus utilization degrades application memory latency, limiting database throughput.
Publisher
Association for Computing Machinery (ACM)
Reference28 articles.
1. L. Barroso and K. Gharachorloo. "System design considerations for a commercial application environment " presented at the First Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW '98) in conjunction with the Fourth High Performance Computer Architecture Conference (HPCA-4) February 1998. L. Barroso and K. Gharachorloo. "System design considerations for a commercial application environment " presented at the First Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW '98) in conjunction with the Fourth High Performance Computer Architecture Conference (HPCA-4) February 1998.
2. A 0.6 μm BiCMOS processor with dynamic execution
3. Z. Cvetanovic and D. Bhandarkar. "Performance characterization of the alpha 21164 microprocessor using tp and spec workloads." In Proc. of HPCA-2 pages 270-280 February 1996. Z. Cvetanovic and D. Bhandarkar. "Performance characterization of the alpha 21164 microprocessor using tp and spec workloads." In Proc. of HPCA-2 pages 270-280 February 1996.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Micro-architectural analysis of in-memory OLTP: Revisited;The VLDB Journal;2021-03-31
2. Shooting Down the Server Front-End Bottleneck;ACM Transactions on Computer Systems;2020-11-30
3. A computation-in-memory accelerator based on resistive devices;Proceedings of the International Symposium on Memory Systems;2019-09-30
4. A methodology for OLTP micro-architectural analysis;Proceedings of the 13th International Workshop on Data Management on New Hardware;2017-05-14
5. Selection on Modern CPUs;Proceedings of the 3rd VLDB Workshop on In-Memory Data Mangement and Analytics;2015-08-31