1. 1998. Flash-memory Translation Layer for NAND flash (NFTL). M-Systems (1998).
2. DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings. SIGARCH;Aayush G.;Comput. Archit. News,2009
3. Flash File System;Ban A.;US Patent,1995
4. Wear Leveling of Static Areas in Flash Memory;Ban A.;US Patent,2018
5. Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai. 2012. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis. In Proceedings of the Conference on Design, Automation and Test in Europe.