Affiliation:
1. The University of Texas at Austin, Austin, TX
Abstract
In this article, we present BoxRouter 2.0, and discuss its architecture and implementation. As high-performance VLSI design becomes more interconnect-dominant, efficient congestion elimination in global routing is in greater demand. Hence, we propose a global router which has a strong ability to improve routability and minimize the number of vias with blockages, while minimizing wirelength. BoxRouter 2.0 is extended from BoxRouter 1.0, but can perform multi-layer routing with 2D global routing and layer assignment. Our 2D global routing is equipped with two ideas: node shifting for congestion-aware Steiner tree and robust negotiation-based A* search for routing stability. After 2D global routing, 2D-to-3D mapping is done by the layer assignment which is powered by progressive via/blockage-aware integer linear programming. Experimental results show that BoxRouter 2.0 has better routability with comparable wirelength than other routers on ISPD07 benchmark, and it can complete (no overflow) the widely used ISPD98 benchmark for the first time in the literature with the shortest wirelength. We further generate a set of harder ISPD98 benchmarks to push the limit of BoxRouter 2.0, and propose the hardened ISPD98 benchmarks to map state-of-the-art solutions for future routing research.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Cited by
25 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Congestion-Aware Rectilinear Steiner Tree Construction Using PB-SAT;Journal of Circuits, Systems and Computers;2022-03-05
2. Stitch-avoiding Global Routing for Multiple E-Beam Lithography;2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID);2022-02
3. Asynchronous Multi-Nets Detailed Routing in VLSI using Multi-Agent Reinforcement Learning;2021 7th IEEE International Conference on Network Intelligence and Digital Content (IC-NIDC);2021-11-17
4. Machine learning based effective linear regression model for TSV layer assignment in 3DIC;Microprocessors and Microsystems;2021-06
5. Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2020-09