1. Pennisi, S. 2002. CMOS multiplier for grounded capacitors. Electron. Lett. 38, 765--766.
2. Choi, J., Park, J., Kim, W., Lim, K., and Laskar J., 2009. High multiplication factor capacitor multiplier for an on-chip PLL loop filter. Electron. Lett. 45, 239--240.
3. Aparicio, R. and Hajimiri, A. 2002. Capacity limits and matching properties of integrated capacitors. IEEE J. Solid-State Circ. 37, 384--393.
4. Hwang, L. C. 2006. Area-efficient and self-biased capacitor multiplier for on-chip loop filter. Electron. Lett. 42, 1392--1393.
5. Ahmed, M. T., Khan, I. A., and Minhaj, N. 1995. Novel electronically tunable C-multipliers. Electron. Lett. 31, 9--11.