Affiliation:
1. Georgia Institute of Technology
Abstract
DRAM scaling has been the prime driver for increasing the capacity of main memory system over the past three decades. Unfortunately, scaling DRAM to smaller technology nodes has become challenging due to the inherent difficulty in designing smaller geometries, coupled with the problems of device variation and leakage. Future DRAM devices are likely to experience significantly high error-rates. Techniques that can tolerate errors efficiently can enable DRAM to scale to smaller technology nodes. However, existing techniques such as row/column sparing and ECC become prohibitive at high error-rates.
To develop cost-effective solutions for tolerating high error-rates, this paper advocates a cross-layer approach. Rather than hiding the faulty cell information within the DRAM chips, we expose it to the architectural level. We propose
ArchShield
, an architectural framework that employs runtime testing to identify faulty DRAM cells. ArchShield tolerates these faults using two components, a
Fault Map
that keeps information about faulty words in a cache line, and
Selective Word-Level Replication (SWLR)
that replicates faulty words for error resilience. Both Fault Map and SWLR are integrated in reserved area in DRAM memory. Our evaluations with 8GB DRAM DIMM show that ArchShield can efficiently tolerate error-rates as higher as 10
−4
(100x higher than ECC alone), causes less than 2% performance degradation, and still maintains 1-bit error tolerance against soft errors.
Funder
NetApp Faculty Fellowship
Intel Corporation
Publisher
Association for Computing Machinery (ACM)
Reference31 articles.
1. Scalable high performance main memory system using phase-change memory technology
2. Architecting phase change memory as a scalable dram alternative
3. A durable and energy efficient main memory using phase change memory technology
4. A. Allan. (2007 dec.) International technology roadmap for semiconductors (japan ortc). {Online}. Available: http://www.itrs.net/Links/2007Winter/2007_Winter_Presentations/ A. Allan. (2007 dec.) International technology roadmap for semiconductors (japan ortc). {Online}. Available: http://www.itrs.net/Links/2007Winter/2007_Winter_Presentations/
5. S. Hong "Memory technology trend and future challenges " in Electron Devices Meeting (IEDM) 2010 IEEE International dec. 2010 pp. 12.4.1--12.4.4. S. Hong "Memory technology trend and future challenges " in Electron Devices Meeting (IEDM) 2010 IEEE International dec. 2010 pp. 12.4.1--12.4.4.
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献