Affiliation:
1. University of Wisconsin---Madison
Abstract
An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulators at the top. The instruction stream is divided into chains of dependent instructions (strands) where intra-strand dependences are passed through the accumulator. The general-purpose register file is used for communication between strands and for holding global values that have many consumers.A microarchitecture to support the proposed ISA is proposed and evaluated. The microarchitecture consists of multiple, distributed processing elements. Each PE contains an instruction issue FIFO, a local register (accumulator) and local copy of register file. The overall simplicity, hierarchical value communication, and distributed implementation will provide a very high clock speed and a relatively short pipeline while maintaining a form of superscalar out-of-order execution.Detailed timing simulations using translated program traces show the proposed microarchitecture is tolerant of global wire latencies. Ignoring the significant clock frequency advantages, a microarchitecture that supports a 4-wide fetch/decode pipeline, 8 serial PEs, and a two-cycle inter-PE communication latency performs as well as a conventional 4-way out-of-order superscalar processor.
Publisher
Association for Computing Machinery (ACM)
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. MESA: Microarchitecture Extensions for Spatial Architecture Generation;Proceedings of the 50th Annual International Symposium on Computer Architecture;2023-06-17
2. The Forward Slice Core: A High-Performance, Yet Low-Complexity Microarchitecture;ACM Transactions on Architecture and Code Optimization;2022-01-31
3. DiAG: a dataflow-inspired architecture for general-purpose processors;Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems;2021-04-17
4. The Forward Slice Core Microarchitecture;Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques;2020-09-30
5. MANIC;Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture;2019-10-12