Quipu

Author:

Meeuws Roel1,Ostadzadeh S. Arash1,Galuzzi Carlo1,Sima Vlad Mihai1,Nane Razvan1,Bertels Koen1

Affiliation:

1. Delft University of Technology

Abstract

There has been a steady increase in the utilization of heterogeneous architectures to tackle the growing need for computing performance and low-power systems. The execution of computation-intensive functions on specialized hardware enables to achieve substantial speedups and power savings. However, with a large legacy code base and software engineering experts, it is not at all obvious how to easily utilize these new architectures. As a result, there is a need for comprehensive tool support to bridge the knowledge gap of many engineers as well as to retarget legacy code. In this article, we present the Quipu modeling approach, which consists of a set of tools and a modeling methodology that can generate hardware estimation models, which provide valuable information for developers. This information helps to focus their efforts, to partition their application, and to select the right heterogeneous components. We present Quipu ’s capability to generate domain-specific models, that are up to several times more accurate within their particular domain (error: 4.6%) as compared to domain-agnostic models (error: 23%). Finally, we show how Quipu can generate models for a new toolchain and platform within a few days.

Funder

Artemisia iFEST project

Seventh Framework Programme

Artemisia SMECY project

Publisher

Association for Computing Machinery (ACM)

Subject

General Computer Science

Reference63 articles.

1. ACE B. V. 2003. CoSy compilers overview of construction and operation. ACE B. V. 2003. CoSy compilers overview of construction and operation.

2. Altera. 2011. SoC FPGA ARM Cortex-A9 MPCore processor advance information brief. Altera. 2011. SoC FPGA ARM Cortex-A9 MPCore processor advance information brief.

3. Automatic memory partitioning

Cited by 6 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Machine Learning Based Framework for Fast Resource Estimation of RTL Designs Targeting FPGAs;ACM Transactions on Design Automation of Electronic Systems;2022-12-24

2. Integrating Quick Resource Estimators in Hardware Construction Framework for Design Space Exploration;2021 IEEE International Workshop on Rapid System Prototyping (RSP);2021-10-14

3. Technique for Vendor and Device Agnostic Hardware Area-Time Estimation;Applied Reconfigurable Computing. Architectures, Tools, and Applications;2020

4. Accurate High Level Resources and Power Estimators for FPGAs;Smart Innovation, Systems and Technologies;2019-08-02

5. Enhanced Configurable DCT Cordic Loeffler Architectures for Optimal Power-PSNR Trade-Off;Journal of Signal Processing Systems;2017-04-28

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3