Affiliation:
1. Delft University of Technology
Abstract
There has been a steady increase in the utilization of heterogeneous architectures to tackle the growing need for computing performance and low-power systems. The execution of computation-intensive functions on specialized hardware enables to achieve substantial speedups and power savings. However, with a large legacy code base and software engineering experts, it is not at all obvious how to easily utilize these new architectures. As a result, there is a need for comprehensive tool support to bridge the knowledge gap of many engineers as well as to retarget legacy code. In this article, we present the
Quipu
modeling approach, which consists of a set of tools and a modeling methodology that can generate hardware estimation models, which provide valuable information for developers. This information helps to focus their efforts, to partition their application, and to select the right heterogeneous components. We present
Quipu
’s capability to generate domain-specific models, that are up to several times more accurate within their particular domain (error: 4.6%) as compared to domain-agnostic models (error: 23%). Finally, we show how
Quipu
can generate models for a new toolchain and platform within a few days.
Funder
Artemisia iFEST project
Seventh Framework Programme
Artemisia SMECY project
Publisher
Association for Computing Machinery (ACM)
Reference63 articles.
1. ACE B. V. 2003. CoSy compilers overview of construction and operation. ACE B. V. 2003. CoSy compilers overview of construction and operation.
2. Altera. 2011. SoC FPGA ARM Cortex-A9 MPCore processor advance information brief. Altera. 2011. SoC FPGA ARM Cortex-A9 MPCore processor advance information brief.
3. Automatic memory partitioning
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献