1. 2018. IEEE Standard for System Verilog-Unified Hardware Design Specification and Verification Language. IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012) (2018). 2018. IEEE Standard for System Verilog-Unified Hardware Design Specification and Verification Language. IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012) (2018).
2. Eyad Alkassar Mark A. Hillebrand Dirk Leinenbach Norbert W. Schirmer and Artem Starostin. 2008. The Verisoft Approach to Systems Verification. In Verified Software: Theories Tools Experiments (VSTTE). Eyad Alkassar Mark A. Hillebrand Dirk Leinenbach Norbert W. Schirmer and Artem Starostin. 2008. The Verisoft Approach to Systems Verification. In Verified Software: Theories Tools Experiments (VSTTE) .
3. Position paper: the science of deep specification;Appel Andrew W.;Philosophical Transactions of the Royal Society of London A: Mathematical, Physical and Engineering Sciences,2017
4. Putting it all together - Formal verification of the VAMP;Beyer Sven;International Journal on Software Tools for Technology Transfer (STTT),2006