Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators-Reference-Cited by-同舟云学术

Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators

Published:2023-06-17 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 50th Annual International Symposium on Computer Architecture
language:
Short-container-title:

Author:

Cai Jingwei¹^ORCID,Wei Yuchen¹^ORCID,Wu Zuotong²^ORCID,Peng Sen³^ORCID,Ma Kaisheng¹^ORCID

Affiliation:

1. Institute for Interdisciplinary Information Sciences, Tsinghua University, Beijing, China

2. Xi'an Jiaotong University, Xi'an, China

3. Department of Electronics and Informatics School of Electronic Science and Engineering, Xi'an Jiaotong University, Xi'an, China

Funder

National Key Research and Development Program of China

Key Research and Development Program of Shaanxi

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3579371.3589048

Reference64 articles.

1. [n. d.]. Calculation of Our Inter-layer Space Size. https://github.com/SET-ISCA2023/Tile-Alloc-Algorithm/blob/master/Space_Size_Calculation.pdf. [n. d.]. Calculation of Our Inter-layer Space Size. https://github.com/SET-ISCA2023/Tile-Alloc-Algorithm/blob/master/Space_Size_Calculation.pdf.

2. [n. d.]. The Optimal Tile Allocation Algorithm. https://github.com/SET-ISCA2023/Tile-Alloc-Algorithm/blob/master/Optimal_Tile_Allocation_Algorithm.pdf. [n. d.]. The Optimal Tile Allocation Algorithm. https://github.com/SET-ISCA2023/Tile-Alloc-Algorithm/blob/master/Optimal_Tile_Allocation_Algorithm.pdf.

3. Fused-layer CNN accelerators

4. Apple. [n. d.]. Apple A15 Bionic. https://en.wikipedia.org/wiki/Apple_A15 . Apple. [n. d.]. Apple A15 Bionic. https://en.wikipedia.org/wiki/Apple_A15.

5. ARM. [n. d.]. ARM Artisan. https://developer.arm.com/downloads-beta/search?term=artisan. ARM. [n. d.]. ARM Artisan. https://developer.arm.com/downloads-beta/search?term=artisan.

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Mind the Gap: Attainable Data Movement and Operational Intensity Bounds for Tensor Algorithms;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29

2. FPGA-based CNN Acceleration using Pattern-Aware Pruning;2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS);2024-04-22

3. SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration;Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays;2024-04

4. CLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

5. Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02