Redundant Memory Array Architecture for Efficient Selective Protection-Reference-Cited by-同舟云学术

Redundant Memory Array Architecture for Efficient Selective Protection

Published:2017-06-24 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 44th Annual International Symposium on Computer Architecture
language:
Short-container-title:

Author:

Zheng Ruohuang¹,Huang Michael C.¹

Affiliation:

1. University of Rochester

Funder

Semiconductor Research Corporation

National Science Foundation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3079856.3080213

Reference54 articles.

1. CRONO: A Benchmark Suite for Multithreaded Graph Algorithms Executing on Futuristic Multicores

2. Amazon 2008. Amazon S3 Availability Event. (2008). http://status.aws.amazon.com/s3-20080720.html. Amazon 2008. Amazon S3 Availability Event. (2008). http://status.aws.amazon.com/s3-20080720.html.

3. The PARSEC benchmark suite

4. The gem5 simulator

5. Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Redundant Array of Independent Memory Devices;IEEE Computer Architecture Letters;2023-07

2. IRO: Integrity–Reliability enhanced Ring ORAM;Journal of Systems Architecture;2022-06

3. New safe reliable design methodologies examined by fault injection testing and Monte Carlo simulation: tolerating shared-memory interferences in multicore architectures;International Journal of Embedded Systems;2021

4. SERN: Modeling and Analyzing the Soft Error Reliability of Convolutional Neural Networks;Proceedings of the 2020 on Great Lakes Symposium on VLSI;2020-09-07

5. TVARAK: Software-Managed Hardware Offload for Redundancy in Direct-Access NVM Storage;2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA);2020-05