A Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms-Reference-Cited by-同舟云学术

A Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms

Published:2016-05-23 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems
language:
Short-container-title:

Author:

Lin Shuoxin¹,Liu Yanzhou²,Plishker William¹,Bhattacharyya Shuvra S.³

Affiliation:

1. Dept. of Electrical and Computer Engineering, University of Maryland, College Park, USA

2. University of Maryland, College Park, USA, and Fachhochschule Salzburg, Puch, Austria

3. University of Maryland, College Park, USA, and Tampere University of Technology, Finland

Funder

Laboratory for Telecommunication Sciences

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/2906363.2906374

Reference31 articles.

1. CUDA C Programming Guide September 2015. Version 7.5. CUDA C Programming Guide September 2015. Version 7.5.

2. S. S. Bhattacharyya E. Deprettere R. Leupers and J. Takala editors. Handbook of Signal Processing Systems. Springer second edition 2013. ISBN: 978-1-4614-6858-5 (Print); 978-1-4614-6859-2 (Online). S. S. Bhattacharyya E. Deprettere R. Leupers and J. Takala editors. Handbook of Signal Processing Systems. Springer second edition 2013. ISBN: 978-1-4614-6858-5 (Print); 978-1-4614-6859-2 (Online).

3. Cycle-static dataflow

4. tools for exploring the radio frequency spectrum;Blossom E.;Linux Journal,2004

5. Graphics processing unit (GPU) programming strategies and trends in GPU computing

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Dynamic SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis;Journal of Low Power Electronics and Applications;2022-07-17

2. SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis;2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2021-12

3. An integrated hardware/software design methodology for signal processing systems;Journal of Systems Architecture;2019-02

4. Model-Based Dynamic Scheduling for Multicore Signal Processing;Journal of Signal Processing Systems;2018-10-09

5. Memory-Constrained Vectorization and Scheduling of Dataflow Graphs for Hybrid CPU-GPU Platforms;ACM Transactions on Embedded Computing Systems;2018-03-31