Affiliation:
1. Indian Institute of Technology Delhi, India
Abstract
In modern multi-processor systems-on-chip (MPSoCs), requests from different processor cores, accelerators, and their responses from the lower-level memory contend for the shared cache bandwidth, making it a critical performance bottleneck. Prior research on shared cache management has considered requests from cores but has ignored crucial contributions from their responses. Prior cache bypass techniques focused on data reuse and neglected the system-level implications of shared cache contention. We propose COBRRA, a novel shared cache controller policy that mitigates the contention by aggressively bypassing selected responses from the lower-level memory and scheduling the remaining requests and responses to the cache efficiently. COBRRA is able to improve the average performance of a set of 15 SPEC workloads by 49% and 33% compared to the no-bypass baseline and the best-performing state-of-the-art bypass solution, respectively. Furthermore, COBRRA reduces the overall cache energy consumption by 38% and 31% compared to the no-bypass baseline and the most energy-efficient state-of-the-art bypass solution, respectively.
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Reference56 articles.
1. Intel. 2016. Memory Performance in a Nutshell. https://www.intel.com/content/www/us/en/developer/articles/technical/memory-performance-in-a-nutshell.html
2. Andreas Abel and Jan Reineke. 2019. uops.info: Characterizing latency, throughput, and port usage of instructions on Intel microarchitectures. In Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems. 673–686.
3. Amit Agarwal, Kaushik Roy, and T. N. Vijaykumar. 2003. Exploring high bandwidth pipelined cache architecture for scaled technology. In 2003 Design, Automation and Test in Europe Conference and Exhibition. IEEE, 778–783.
4. ARM Ltd. AMBA 5 CHI Architecture Specification. Version F 2022. https://developer.arm.com/documentation/ihi0050/f/?lang=en
5. The impact of cache inclusion policies on cache management techniques