Affiliation:
1. Department of Electrical and Computer Engineering, University of Newcastle, New South Wales
Abstract
A class of arbiters, known as batching arbiters, is introduced and defined. A particularly simple decentralised example of a batching arbiter is described, with motivation given for the batching arbiter model adopted. It is shown that under reasonable assumptions, batching arbiters can be described by a finite state Markov chain. The key steps in the analysis of the arbiter performance are the method of assigning states, evaluation of state transition probabilities and showing that the Markov chain is irreducible. Arbiter performance parameters are defined, such as proportion of time allocated to each requester and mean waiting time for each requester. Apart from results describing the steady state behavior of the arbiter for general system parameters, a number of limiting results are also obtained corresponding to light and heavy request loading.
Finally, numerical results of practical interest are presented, showing the performance parameters of the arbiter versus request rates for various configurations.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Networks and Communications,Hardware and Architecture,Software
Reference8 articles.
1. A systematic approach to the design of digital bussing structures
2. A queueing analysis of a symmetric multiprocessor with shared memories and bus#;Kriz J.;IEE #Poc.,1983
3. Futurebus anticipates coming needs;Theus J.;Electronics,1984
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献