1. Shun Yan Cheung. 2010. Level-compressed Patricia tries. Retrieved from https://www.nada.kth.se/snilsson/publications/Dynamic-trie-compression-implementation/. Shun Yan Cheung. 2010. Level-compressed Patricia tries. Retrieved from https://www.nada.kth.se/snilsson/publications/Dynamic-trie-compression-implementation/.
2. Intel. 2017. Intel Xeon Gold 6126 Processor. Retrieved from https://ark.intel.com/products/120483/Intel-Xeon-Gold-6126-Processor-19-25M-Cache-2-60-GHz-. Intel. 2017. Intel Xeon Gold 6126 Processor. Retrieved from https://ark.intel.com/products/120483/Intel-Xeon-Gold-6126-Processor-19-25M-Cache-2-60-GHz-.
3. uClibc. 2018. Retrieved from http://www.uclibc.org. uClibc. 2018. Retrieved from http://www.uclibc.org.
4. Decomposition instead of self-composition for proving the absence of timing channels