Test Compression for Launch-on-Capture Transition Fault Testing

Author:

Xiang Dong1ORCID

Affiliation:

1. Tsinghua University, China

Abstract

A new low-power test compression scheme, called Dcompress , is proposed for launch-on-capture transition fault testing by using a new seed encoding scheme, a new design for testability architecture, and a new low-power test application procedure. The new seed encoding scheme generates seeds for all tests by selecting a primitive polynomial that encodes all tests of a compact test set. A software-defined linear feedback shift register architecture, called SLFSR , is proposed to make the new method conform to the current flow of design and test. Experimental results on benchmark circuits show that test data volume can be compressed up to 6300X with the well-compacted baseline test set for a design with 11.8M gates and more than 1.1M scan flip-flops.

Funder

ZTE

Ant Group

Lenovo

Huawei

Ministry of Science and Technology

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference56 articles.

1. C. Albrecht . 2005 . IWLS 2005 benchmarks. In Proceedings of the International Workshop on Logic Synthesis. http://iwls.org/iwls2005/benchmarks.html. C. Albrecht. 2005. IWLS 2005 benchmarks. In Proceedings of the International Workshop on Logic Synthesis. http://iwls.org/iwls2005/benchmarks.html.

2. P. H. Bardell W. H. McAnney and J. Savir. 1987. Built-in Test for VLSI: Pseudo-Random Techniques. Wiley New York NY. P. H. Bardell W. H. McAnney and J. Savir. 1987. Built-in Test for VLSI: Pseudo-Random Techniques. Wiley New York NY.

3. An efficient scan tree design for compact test pattern set;Banerjee S.;IEEE Transactions on Computer-Aided Design,2007

4. Concurrent application of compaction and compression for test time and data volume reduction in scan designs

5. F. Brglez , D. Bryan , and K. Kozminski . 1989. Combinatorial profiles of sequential benchmark circuits . In Proceedings of the IEEE International Symposium on Circuits and Systems. 1929–1934 . F. Brglez, D. Bryan, and K. Kozminski. 1989. Combinatorial profiles of sequential benchmark circuits. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1929–1934.

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. A Fast Method for Constructing Phase Shifters to Reduce Wiring Conflicts;2024 IEEE International Test Conference in Asia (ITC-Asia);2024-08-18

2. Implementation of Dynamic Logic Gates Using BIST Architecture for Effective Computing;2024 International Conference on Recent Advances in Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI);2024-04-17

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3