1. C. Albrecht . 2005 . IWLS 2005 benchmarks. In Proceedings of the International Workshop on Logic Synthesis. http://iwls.org/iwls2005/benchmarks.html. C. Albrecht. 2005. IWLS 2005 benchmarks. In Proceedings of the International Workshop on Logic Synthesis. http://iwls.org/iwls2005/benchmarks.html.
2. P. H. Bardell W. H. McAnney and J. Savir. 1987. Built-in Test for VLSI: Pseudo-Random Techniques. Wiley New York NY. P. H. Bardell W. H. McAnney and J. Savir. 1987. Built-in Test for VLSI: Pseudo-Random Techniques. Wiley New York NY.
3. An efficient scan tree design for compact test pattern set;Banerjee S.;IEEE Transactions on Computer-Aided Design,2007
4. Concurrent application of compaction and compression for test time and data volume reduction in scan designs
5. F. Brglez , D. Bryan , and K. Kozminski . 1989. Combinatorial profiles of sequential benchmark circuits . In Proceedings of the IEEE International Symposium on Circuits and Systems. 1929–1934 . F. Brglez, D. Bryan, and K. Kozminski. 1989. Combinatorial profiles of sequential benchmark circuits. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1929–1934.