1. Costas Argyrides, Hamid R. Zarandi, and Dhiraj K. Pradhan. 2007. Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories. 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (2007), 340--348.
2. S. Baeg and S. Wen e R. Wong. 2009. An efficient, low-cost ECC approach for critical-application memories. 30th Symposium on Integrated Circuits and Systems Design (SBCCI) saude (2009).
3. H. Castro, J. Silveira, A. Coelho, F. Silva, P. Magalhães, and O. Lima Jr. 2016. A correction code for multiple cells upsets in memory devices for space applications. 14th IEEE International New Circuits and Systems Conference (NEWCAS) (2016), 1--4.
4. A. M. Chugg, M. J. Moutrie, and R. Jones. 2004. Investigation of multi-bit upsets in a 150 nm technology SRAM device. IEEE Transactions on Nuclear Science 51, 6 (2004), 3701--3707.
5. V. Gherman, S. Evain, F. Auzanneau, and Y. Bonhomme. 2011. Programmable extended SEC-DED codes for memory errors. 29th VLSI Test Symposium (VTS) (May 2011), 140--145.