Affiliation:
1. Nanyang Technological University, Singapore
Abstract
Coarse-grained overlay architectures have been shown to be effective when paired with general purpose processors, offering software-like programmability, fast compilation, and improved design productivity. These architectures enable general purpose hardware accelerators, allowing hardware design at a higher level of abstraction, but at the cost of area and performance overheads. This paper examines the DySER overlay architecture as a hardware accelerator paired with a general purpose processor in a hybrid FPGA such as the Xilinx Zynq. We evaluate the DySER architecture mapped on the Xilinx Zynq and show that it suffers from a significant area and performance overhead. We then propose an improved functional unit architecture using the flexibility of the DSP48E1 primitive which results in a 2.5 times frequency improvement and 25% area reduction compared to the original functional unit architecture. We demonstrate that this improvement results in the routing architecture becoming the bottleneck in performance.
Publisher
Association for Computing Machinery (ACM)
Reference21 articles.
1. (2013) Zynq-7000 technical reference manual. Xilinx Ltd. {Online}. Available:http://www.xilinx.com/support/documentation/user guides/ug585-Zynq-7000-TRM.pdf (2013) Zynq-7000 technical reference manual. Xilinx Ltd. {Online}. Available:http://www.xilinx.com/support/documentation/user guides/ug585-Zynq-7000-TRM.pdf
2. Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform
3. QUKU
4. ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq
5. Intermediate Fabrics: Virtual Architectures for Near-Instant FPGA Compilation
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. SPADES: A Productive Design Flow for Versal Programmable Logic;2023 33rd International Conference on Field-Programmable Logic and Applications (FPL);2023-09-04
2. MC-DeF;ACM Transactions on Architecture and Code Optimization;2021-06
3. Time-Multiplexed FPGA Overlay Architectures;ACM Transactions on Design Automation of Electronic Systems;2019-09-30
4. Impact of FPGA Architecture on Area and Performance of CGRA Overlays;2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM);2019-04
5. Optimal mapping of program overlays onto many-core platforms with limited memory capacity;DES AUTOM EMBED SYST;2017