Scalable and Accelerated Self Healing Control Circuit using Evolvable Hardware

Author:

Deepanjali.S 1,Mahammad.Sk Noor1

Affiliation:

1. Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram, India

Abstract

Controllers are mission-critical components of any electronic design. By sending control signals, it decides which and when other data path elements must operate. Faults, especially Single Event Upset (SEU) occurrence in these components, can lead to functional/mission failure of the system when deployed in harsh environments. Hence, a competence to self-heal from SEU is highly required in the control path of the digital system. Reconfiguration is critical for recovering from a faulty state to a non-faulty state. Compared to native reconfiguration, the Virtual Reconfigurable Circuit (VRC) is an FPGA-generic reconfiguration mechanism. The non-partial reconfiguration in VRC and extensive architecture are considered hindrances in extending the VRC-based Evolvable Hardware (EHW) to real-time fault mitigation. To confront this challenge, we have proposed an intrinsic constrained evolution to improve the scalability and accelerate the evolution process for VRC-based fault mitigation in mission-critical applications. Experimentation is conducted on complex ACM/SIGDA benchmark circuits and real-time circuits used in space missions, which are not included in related works. In addition, a comparative study is made between existing and proposed methodologies for brushless DC motor control circuits. The hardware utilization in the multiplexer has been significantly reduced, resulting in up to 77% reduction in the existing VRC architecture. The proposed methodology employs a fault localization approach to narrow the search space effectively. This approach has yielded an 87% improvement on average in convergence speed, as measured by the evolution time compared to the existing work.

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference47 articles.

1. Amr  T Abdel-Hamid , Mohamed Zaki , and Sofiene Tahar . 2004 . A tool converting finite state machine to VHDL . In Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No. 04CH37513) , Vol.  4. IEEE , 1907–1910. Amr T Abdel-Hamid, Mohamed Zaki, and Sofiene Tahar. 2004. A tool converting finite state machine to VHDL. In Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No. 04CH37513), Vol.  4. IEEE, 1907–1910.

2. Sheetal Bhandari , Fabio Cancare , Davide Basilio Bartolini , Matteo Carminati , Marco Domenico Santambrogio , and Donatella Sciuto . 2012 . On the management of dynamic partial reconfiguration to speed-up intrinsic evolvable hardware systems . In Proceedings of the 6th HiPEAC Workshop on Reconfigurable Computing. Sheetal Bhandari, Fabio Cancare, Davide Basilio Bartolini, Matteo Carminati, Marco Domenico Santambrogio, and Donatella Sciuto. 2012. On the management of dynamic partial reconfiguration to speed-up intrinsic evolvable hardware systems. In Proceedings of the 6th HiPEAC Workshop on Reconfigurable Computing.

3. Gerald  R Clark . 1999 . A novel function-level EHW architecture within modern FPGAs . In Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406) , Vol.  2. IEEE, 830–833. Gerald R Clark. 1999. A novel function-level EHW architecture within modern FPGAs. In Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406), Vol.  2. IEEE, 830–833.

4. Christopher Claus , Bin Zhang , Walter Stechele , Lars Braun , M Hubner , and Jürgen Becker . 2008 . A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput . In 2008 International Conference on Field Programmable Logic and Applications. IEEE, 535–538 . Christopher Claus, Bin Zhang, Walter Stechele, Lars Braun, M Hubner, and Jürgen Becker. 2008. A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In 2008 International Conference on Field Programmable Logic and Applications. IEEE, 535–538.

5. Evolving Hardware by Direct Bitstream Manipulation of a Modern FPGA

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3