1. Amr T Abdel-Hamid , Mohamed Zaki , and Sofiene Tahar . 2004 . A tool converting finite state machine to VHDL . In Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No. 04CH37513) , Vol. 4. IEEE , 1907–1910. Amr T Abdel-Hamid, Mohamed Zaki, and Sofiene Tahar. 2004. A tool converting finite state machine to VHDL. In Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No. 04CH37513), Vol. 4. IEEE, 1907–1910.
2. Sheetal Bhandari , Fabio Cancare , Davide Basilio Bartolini , Matteo Carminati , Marco Domenico Santambrogio , and Donatella Sciuto . 2012 . On the management of dynamic partial reconfiguration to speed-up intrinsic evolvable hardware systems . In Proceedings of the 6th HiPEAC Workshop on Reconfigurable Computing. Sheetal Bhandari, Fabio Cancare, Davide Basilio Bartolini, Matteo Carminati, Marco Domenico Santambrogio, and Donatella Sciuto. 2012. On the management of dynamic partial reconfiguration to speed-up intrinsic evolvable hardware systems. In Proceedings of the 6th HiPEAC Workshop on Reconfigurable Computing.
3. Gerald R Clark . 1999 . A novel function-level EHW architecture within modern FPGAs . In Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406) , Vol. 2. IEEE, 830–833. Gerald R Clark. 1999. A novel function-level EHW architecture within modern FPGAs. In Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406), Vol. 2. IEEE, 830–833.
4. Christopher Claus , Bin Zhang , Walter Stechele , Lars Braun , M Hubner , and Jürgen Becker . 2008 . A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput . In 2008 International Conference on Field Programmable Logic and Applications. IEEE, 535–538 . Christopher Claus, Bin Zhang, Walter Stechele, Lars Braun, M Hubner, and Jürgen Becker. 2008. A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In 2008 International Conference on Field Programmable Logic and Applications. IEEE, 535–538.
5. Evolving Hardware by Direct Bitstream Manipulation of a Modern FPGA