Affiliation:
1. Technische Universität Dresden, Dresden, Germany
Abstract
In the last decade, the number of available cores increased and heterogeneity grew. In this work, we ask the question whether the design of the current operating systems (OSes) is still appropriate if these trends continue and lead to abundantly available but heterogeneous cores, or whether it forces a fundamental rethinking of how systems are designed. We argue that: 1. hiding heterogeneity behind a common hardware interface unifies, to a large extent, the control and coordination of cores and accelerators in the OS, 2. isolating at the network-on-chip rather than with processor features (like privileged mode, memory management unit, ...), allows running untrusted code on arbitrary cores, and 3. providing OS services via protocols over the network-on-chip, instead of via system calls, makes them accessible to arbitrary types of cores as well.
In summary, this turns accelerators into first-class citizens and enables a single and convenient programming environment for all cores without the need to trust any application.
In this paper, we introduce network-on-chip-level isolation, present the design of our microkernel-based OS, M3, and the common hardware interface, and evaluate the performance of our prototype in comparison to Linux. A bit surprising, without using accelerators, M3 outperforms Linux in some application-level benchmarks by more than a factor of five.
Funder
Deutsche Forschungsgemeinschaft
Publisher
Association for Computing Machinery (ACM)
Reference47 articles.
1. BusyBox. http://www.busybox.net/. last checked: 01/19/2015. BusyBox. http://www.busybox.net/. last checked: 01/19/2015.
2. An introduction to the Intel® QuickPath interconnect. http://www.intel.de/content/dam/doc/white-paper/quick-path-interconnect-introduction-paper.pdf. last checked: 01/19/2015. An introduction to the Intel® QuickPath interconnect. http://www.intel.de/content/dam/doc/white-paper/quick-path-interconnect-introduction-paper.pdf. last checked: 01/19/2015.
3. Devices and architectures for photonic chip-scale integration
4. Design and implementation of NX message passing using Shrimp virtual memory mapped communication
5. Tomahawk
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Putting out the hardware dumpster fire;Proceedings of the 19th Workshop on Hot Topics in Operating Systems;2023-06-22
2. Accessible near-storage computing with FPGAs;Proceedings of the Fifteenth European Conference on Computer Systems;2020-04-15