Affiliation:
1. National University of Singapore
2. University of California at Santa Barbara
3. Zhejiang University
Abstract
Recent advancements in high-performance networking interconnect significantly narrow the performance gap between intra-node and inter-node communications, and open up opportunities for distributed memory platforms to enforce cache coherency among distributed nodes. To this end, we propose GAM, an efficient distributed in-memory platform that provides a directory-based cache coherence protocol over remote direct memory access (RDMA). GAM manages the free memory distributed among multiple nodes to provide a unified memory model, and supports a set of user-friendly APIs for memory operations. To remove writes from critical execution paths, GAM allows a write to be reordered with the following reads and writes, and hence enforces partial store order (PSO) memory consistency. A light-weight logging scheme is designed to provide fault tolerance in GAM. We further build a transaction engine and a distributed hash table (DHT) atop GAM to show the ease-of-use and applicability of the provided APIs. Finally, we conduct an extensive micro benchmark to evaluate the read/write/lock performance of GAM under various workloads, and a macro benchmark against the transaction engine and DHT. The results show the superior performance of GAM over existing distributed memory platforms.
Subject
General Earth and Planetary Sciences,Water Science and Technology,Geography, Planning and Development
Cited by
69 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. KLNK: Expanding Page Boundaries in a Distributed Shared Memory System;IEEE Transactions on Parallel and Distributed Systems;2024-09
2. Optimizing LSM-based indexes for disaggregated memory;The VLDB Journal;2024-06-19
3. Brief Announcement: ROMe: Wait-free Objects for RDMA;Proceedings of the 36th ACM Symposium on Parallelism in Algorithms and Architectures;2024-06-17
4. PolarDB-MP: A Multi-Primary Cloud-Native Database via Disaggregated Shared Memory;Companion of the 2024 International Conference on Management of Data;2024-06-09
5. Seamless: Transparent Storage Access Through Smart Switches;Proceedings of the 20th International Workshop on Data Management on New Hardware;2024-06-09