1. (1) B. Razavi : “The Design of a Bootstrapped Sampling Circuit [The Analog Mind]”, in IEEE Solid-State Circuits Magazine, Vol. 13, No. 1, pp. 7-12, doi: 10.1109/MSSC.2020.3036143 (2021)
2. (2) I. Ozkaya, et al.: “A 50V input range 14bit 250kS/s ADC with 97.8dB SFDR and 80.2dB SNR”, ESSCIRC 2014, pp. 71-74, doi: 10.1109/ESSCIRC.2014.6942024 (2014)
3. (3) B. Razavi : “The Bootstrapped Switch [A Circuit for All Seasons]”, in IEEE Solid-State Circuits Magazine, Vol. 7, No. 3, pp. 12-15, doi: 10.1109/MSSC.2015.2449714 (2015)
4. (4) D. Kaneko, M. Sasaki, T. Ohtsu, S. Yamada, H. San, T. Matsuura, and M. Hotta : “A 0.7V 12bit 3MSPS SAR ADC in SOTB CMOS”, AVIC 2019, Yilan, Taiwan (2019)
5. (5) R. Tsuchiya, et al.: “Silicon on thin BOX : a new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control”, Tech. Dig. Int. Electron Devices Meet., pp. 631-634 (2004)