Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference57 articles.
1. Design for testability – a survey;Williams;IEEE Trans. Comput.,1982
2. V.D. Agrawal et al., Built-in self test for digital integrated circuits, AT&T Tech. J. 73 (2) (March–April 1994).
3. T. Savaria et al., Automatic test point insertion for pseudo-random testing, Proc. Int. Symp. on Circuits and Systems, 1991.
4. B.H. Seiss, P.M. Trouborst, M.H. Schulz, Test point insertion for scan-based BIST, Proc. European Test Conf., 1991.
5. S.K. Gupta, D.K. Pradhan, Utilization of on-line (concurrent) checkers during built-in self test and vice-versa, IEEE Trans. Computers 45 (1) (Jan. 1996).
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献