Author:
González Alejandro F.,Mazumder Pinaki
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference56 articles.
1. L.J. Micheel, Heterojunction bipolar technology for emitter-coupled multiple-valued logic in gigahertz adders and multipliers, Proceedings of the International Symposium on Multiple-Valued Logic, IEEE, New York, 1992, pp. 18–26.
2. IEEE, IEEE Standard for binary floating-point arithmetic, ANSI/IEEE Standard 754–1985, 1985.
3. A. Avizienis, Signed-digit number representations for fast parallel arithmetic, IRE Trans. Electron. Comput. (1961) 389–400.
4. Generalized signed-digit number systems: a unifying framework for redundant number representations;Parhami;IEEE Trans. Comput.,1990
5. D. Etiemble, K. Navi, Algorithms and multi-valued circuits for the multioperand addition in the binary stored-carry number system, Proceedings-Symposium on Computer Arithmetic, IEEE, New York, 1993, pp. 194–201.
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献