1. E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. A. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D’Emic, P. Kozlowski, K. Chan, N. Bojarczuk, L.-A. Ragnarsson, P. Ronsheim, K. Rim, R. J. Fleming, A. Mocuta, A. Ajmera, in: IEEE Int. Electron Devices Meeting Tech. Dig., 2001, pp. 451–454.
2. Y. Morisaki, T. Aoyama, Y. Sugita, K. Irino, T. Sugii, T. Nakamura, in: IEEE Int. Electron Devices Meeting Tech. Dig., 2002, pp. 861–864.
3. Fermi-Level Pinning at the Polysilicon/Metal–Oxide Interface—Part II
4. Compatibility of polycrystalline silicon gate deposition with HfO2 and Al2O3/HfO2 gate dielectrics
5. Impact of gate workfunction on device performance at the 50 nm technology node