1. Wong EH, Rajoo R, Mai YW, Seah SKW, Tsai KT, Yap LM. Drop impact: fundamentals and impact characterisation of solder joints. In: Proc 55th electronic components and technology conference, Lake Buena Vista, FL, 2005. p. 1202–09.
2. Lai Y-S, Yang P-F, Yeh C-L, Tsai C-I. Board-level drop performance of lead-free chip-scale packages with different soldermask openings and solder compositions. In: Proc 6th international conference on electronics materials and packaging, Penang, Malaysia, 2004. p. 56–60.
3. Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition;Lai;Microelectron Reliab,2006
4. Lai Y-S, Yang P-C, Yeh C-L, Wang TH. Impact of various JEDEC drop test conditions on board-level reliability of chip-scale packages. In: Proc 38th international symposium on microelectronics, Philadelphia, PA, 2005. p. 199–205.
5. Birzer C, Rakow B, Steiner R, Walter J. Drop test reliability improvement of lead-free fine pitch BGA using different solder ball composition. In: Proc 7th electronics packaging technology conference, Singapore, 2005. p . 255–61.