Author:
Alorda Bartomeu,Torrens Gabriel,Bota Sebastià,Segura Jaume
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference24 articles.
1. International technology roadmap for semiconductors. [July 2010].
2. An SRAM design in 65-nm technology node featuring read and write–assist circuits to expand operating voltage;Pilo;IEEE J Solid-State Circuits,2007
3. SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction;Zhang;IEEE J Solid-State Circuits,2007
4. A 45-nm 2-port 8T-SRAM using hierarchical replica bitline technique with immunity from simultaneous R/W access issues;Akamatsu;IEEE J Solid-State Circuits,2008
5. A voltage scalable 0.26V, 64kb 8T SRAM with Vmin lowering techniques and deep sleep mode;Kim;IEEE J Solid-State Circuits,2009
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of Low Power HS-14T SRAM cell and analysis for High-Speed Applications;2024 IEEE International Conference on Applied Electronics and Engineering (ICAEE);2024-07-27
2. A Compact Double-Exponential Circuit for Single Event Transient Emulation;2023 38th Conference on Design of Circuits and Integrated Systems (DCIS);2023-11-15
3. A Detailed Electrical Analysis of SEE on 28 nm FDSOI SRAM Architectures;2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI);2023-08-28
4. Design and Implementation of 1KB SRAM array in 45 nm Technology for Low-Power Applications;2023 3rd International Conference on Advances in Computing, Communication, Embedded and Secure Systems (ACCESS);2023-05-18
5. Design and Performance Analysis of 32 × 32 Memory Array SRAM for Low-Power Applications;Electronics;2023-02-07