1. Chang JTY, McCluskey EJ. SHOrt Voltage Elevation (SHOVE) test for weak CMOS ICs. In: Proceedings 15th IEEE VLSI test symposium; 1997. p. 446–51.
2. Aitken RC. Test generation and fault modeling for stress testing. In: Proceedings of the international symposium on quality electronic design, ISQED; 2002. p. 95–9.
3. Khalil MA, Wey CL. Extreme voltage stress vector generation of analog CMOS ICs for gate oxide reliability enhancement. In: ITC international test conference; 2001. p. 348–57.
4. Bosworth J, Reinhart A. Sector guide for implementing high voltage stress test. Motorola, 68MWS00088B; 2001.
5. Technique for determining a prudent voltage stress to improve product quality and reliability;Blish;Microelectron Reliab,2000