1. F. Kuper, et al., Relation between yield and reliability of integrated circuits: experimental results and application to continuous early failure rate reduction programs, in: Proceedings of International Reliability Physics Symposium, Dallas, TX, USA, 1996, pp. 17–21.
2. J.A.V. der Pol, E.R. Ooms, T.V. ’t Hof, F.G. Kuper, Impact of Screening of Latent Defects at Electrical Test on the Yield-Reliability Relation and Application to Burn-in Elimination, in: IEEE International Reliability Physics Symposium Proceedings, Reno, NV, USA, 1998, pp. 370–377.
3. W.C. Riordan, R. Miller, J.M. Sherman, J. Hicks, Microprocessor reliability performance as a function of die location for a 0.25μ, five layer metal CMOS logic process, in: IEEE International Reliability Physics Symposium Proceedings, San Diego, CA, USA, 1999, pp. 1–11.
4. Extending integrated circuit yield-models to estimate early life reliability;Barnett;IEEE Trans. Reliab.,2003
5. K. Forbes, P. Schani, Characterization of the Time-Dependent Reliability Fallout as a Function of Yield for a 130-nm SRAM Device and Application to Optimize Production Burn-In, in: IEEE International Reliability Physics Symposium, Phoenix, AZ, USA, 2004, pp. 165–170.