1. Implementation of self – checking two-level combinational logic on FPGA and CPLD circuits;Stojcev;J Microelectron Reliab,2004
2. Self-checking and fault-tolerant digital system design;Lala,2001
3. Alderighi’ Monica, D’Angelol Sergio, Metra’ Cecilia, Sechi Giacomo R. Novel fault-tolerant adder design for FPGA-based systems. In: IEEE proceedings on on-line testing workshop, vol. 7; 2001. p. 54–8.
4. Low overhead fault-tolerant FPGA systems;Lach;IEEE Trans. on VLSI Systems,1998
5. Miskov-Zivanov N, Marculescu D. circuit reliability analysis using symbolic techniques. In: ACM/IEEE workshop on logic and synthesis (IWLS), Lake Arrowhead, CA; June 2005.