1. Highly reliable 2-bit/cell nitride trapping flash memory using a novel array-nitride-sealing (ANS) ONO process;Yen-Hao,2005
2. A novel 3 volts-only, small sector erase, high density flash E/sup 2/PROM;Kianian,1994
3. 0.18 um modular triple self-aligned embedded split-gate flash memory;Mih,2000
4. Modeling of crystallization kinetics in phase change memories for set and read disturb regimes;Ciocchini,2014
5. Read disturb errors in MLC NAND flash memory: characterization, mitigation, and recovery;Cai,2015