1. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H. S. P. Wong, “Device scaling limits of Si MOSFETs and their application dependencies,” Proceedings of the IEEE, vol. 89, no. 3, pp. 259-288, Mar 2001.
2. V. Subramanian et al., “Device and circuit-level analog performance trade-offs: a comparative study of planar bulk FETs versus FinFETs,” IEEE International Electron Devices Meeting 2005, Technical Digest, pp. 919-922, 2005.
3. C. H. Jan et al., “A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications,” 2012 IEEE International Electron Devices Meeting (IEDM), 2012.
4. Bottom oxide Bulk FinFETs Without Punch-Through-Stopper for Extending Toward 5-nm Node;Yoon;IEEE Access,2019
5. Bottom Oxidation through STI (BOTS) - A Novel Approach to Fabricate Dielectric Isolated FinFETs on Bulk Substrates;Cheng,2014