1. International Technology Roadmap for Semiconductors (ITRS), 2013. Available: http://www.itrs.net.
2. Design of ion-implanted MOSFETs with very small physical dimensions;Dennard;IEEE J Solid State Circuits SC–9,1974
3. Generalized scaling theory and its application to a 1/4 micrometer MOSFET design;Baccarani;IEEE Trans Electron Devices,1984
4. The high-k solution;Bohr;IEEE Spectr,2007
5. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging;Mistry;IEDM Tech Digest,2007