1. Silicon-on-insulator technology: materials to VLSI;Colinge,2004
2. FinFETs and other multi-gate transistors,2008
3. Wong H-SP, Chan KK, Taur Y. Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel. In: Tech dig IEEE int electron dev meet, Washington, DC; December 1997. p. 427–30.
4. Semiconductor thickness effects in the double-gate SOI MOSFET;Majkusiak;IEEE Trans Electr Dev,1998
5. Hisamoto D, Lee W, Kedzierski J, Anderson E, Takeuchi H, Asano K, et al. A folded-channel MOSFET for deep-sub-tenth micron era. In: Tech dig IEEE int electron dev meet, San Francisco; 1998. p. 1032–4.