1. A theory of transistor cutoff frequency (fT) falloff at high current densities;Kirk;IRE Trans Electr Dev,1961
2. Mergens Markus PJ, Mayerhofer Michael T, Willemen Joost A, Matthias Stecher, ESD protection considerations in advanced high-voltage technologies for automotive. In: Proc. EOS/ESD Symposium; September 2006. p. 54–63.
3. Mergens M, Wilkening W, Mettler S, Wolf H, Stricker A, Fichtner W. Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions. In: Proc. EOS/ESD Symposium; September 1999. p. 1–10.
4. De Heyn V, Groeseneken G, Keppens B, Natarajan M, Vacaresse L, Gallopyn G. Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage. In: Proc IRPS; 2001. p. 253–8.
5. Analysis and compact modeling of a vertical grounded-Base n–p–n bipolar transistor used as ESD protection in a smart power technology;Bertrand;Solid State Circ,2001