1. Effects of floating-gate interference on NAND flash memory cell operation;Lee;IEEE Electron Device Lett,2002
2. New scaling limitation of the floating gate cell in NAND flash memory;Kim;IRPS,2010
3. A highly scalable 8-layer 3D vertical-gate (VG) TFT NAND flash using junction-free buried channel BE-SONOS device;Lue;VLSI Technol,2010
4. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices;Katsumata;VLSI Technol,2009
5. Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory;Jang;VLSI Technol,2009