Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference41 articles.
1. P. Dautriche, Analog design trends and challenges in 28 and 20nm CMOS technology, in: Proceedings of the 37th European Solid-State Circuits Conference, 2011, pp. 1–4.
2. C.H. Diaz, K.H. Fung, Y.K. Leung, C.C. Wu, C.P. Chao, G.J. Chern, W. Lin, C. Lee, F.S. Lai, M.C. Chang, Y.C. Sun, Device trends and implications on circuit design in advanced CMOS technologies, in: Proceedings of the IEEE Custom Integrated Circuits Conference, 2005, pp. 675–679.
3. T. Li, W. Zhang, Z. Yu, Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification, in: Proceedings of the 45th ACM/IEEE Design Automation Conference, 2008, pp. 594–599.
4. Leakage power analysis and reduction for nanoscale circuits;Agarwal;IEEE Micro,2006
5. Variability-aware architecture level optimization techniques for robust nanoscale chip design;Mohanty;Comput. Electr. Eng.,2014
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献