Author:
Brenner Ulrich,Silvanus Anna
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference27 articles.
1. J. Werber, D. Rautenbach, C. Szegedy, Timing optimization by restructuring long combinatorial paths, in: ICCAD, 2007, pp. 536–543.
2. A regular layout for parallel adders;Brent;Trans. Comput.,1982
3. A parallel algorithm for the efficient solution of a general class of recurrence equations;Kogge;Trans. Comput.,1973
4. Asymptotic estimation of the addition time of a parallel adder;Khrapchenko;Syst. Theory Res.,1970
5. Sharpening an upper bound on the adder and comparator depths;Grinchuk;J. Appl. Ind. Math.,2009