1. Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style;Goel;IEEE Trans. Very Large Scale Integr. Syst.,2006
2. Design challenges of technology scaling;Borkar;IEEE Micro,1999
3. “Low-Power CMOS VLSI Circuit Design”;Roy,2000
4. Comparative analysis of low power high performance flip – flops in the 0.13μm technology;Agarwal,2007