Author:
Kabirpour Saeideh,Jalali Mohsen
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference10 articles.
1. A low-power compressive sampling time-based analog-to-digital converter;Yenduri;IEEE J. Emerg. Sel. Top. Circ. Syst.,2012
2. Linearization through dithering: a 50 MHz bandwidth, 10-b ENOB, 8.2 mW VCO-based ADC;Ghosh;IEEE J. Solid State Circ.,2015
3. A low-power rail-to-rail input-range linear delay element circuit;Rivandi;AEU-Int. J. Electron. Commun.,2017
4. Design techniques for linearity in time-based ΣΔ analog-to-digital converter;Amin;IEEE Trans. Circ. Syst. II: Exp. Briefs,2016
5. Highly linear VCO for use in VCO-ADCs;Babaie-Fishani;Electron. Lett.,2016
Cited by
18 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献