Author:
Moiseev Konstantin,Wimer Shmuel,Kolodny Avinoam
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference31 articles.
1. Power-delay optimization in VLSI micro-processors by wire spacing;Moiseev;TODAES,2009
2. New formulas of interconnect capacitances based on results of conformal mapping method;Stellari;IEEE Trans. Electron Devices,2000
3. N. Magen, A. Kolodny, U. Weiser, N. Shamir, Interconnect power dissipation in a microprocessor, in: Proceedings of 2004 International Workshop on System Level Interconnect Prediction, 2004, pp. 7–13.
4. Layout-synthesis techniques for yield enhancement;Chiluvuri;IEEE Trans. Semiconduct. Manuf.,1995
5. K. Chanundhary, A. Onozawa, E. Kuh, A spacing algorithm for performance enhancement and cross-talk reduction, in: Proceedings of IEEE/ACM International Conference on CAD, 1993, pp. 697–702.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献